Turn-on efficiency is the main concern for silicon controller rectifier (SCR) devices used as on-chip electrostatic discharge (ESD) protection circuit, especially in deep sub-quarter-micron CMOS processes with much thinner gate oxide. A novel double-triggered technique is proposed to speed up the turn-on time of SCR devices for using in on-chip ESD protection circuit to effectively protect the much thinner gate oxide in sub-quarter-micron CMOS processes. From the experimental results, the switching voltage and turn-on time of such double-triggered SCR (DT_SCR) device has been confirmed to be significantly reduced by this double-triggered technique.
I. INTRODUCTION
With the process evolutions, the gate oxide thickness has been scaled down to increase circuit operating speed under lower voltage supply. For oxide reliability concerns, the normal operating voltage has been limited to some voltage level for each CMOS technology. But, the electrostatic discharge (ESD) event often has a much higher overstress voltage, which can burn out the junction or rupture the gate oxide. Therefore, in order to effectively protect the thinner gate oxide from ESD stresses, on-chip ESD protection circuit must have lower clamping voltage and faster turn-on speed. Among the various ESD protection devices, silicon controlled rectifier (SCR) has the lowest holding voltage (V hold , about ~1 V in general CMOS processes). SCR is composed of parasitic NPN and PNP transistors in CMOS process, and its turn-on mechanism is essentially a current triggering event. With the best area-efficient ESD robustness, SCR had been used as on-chip ESD protection for a long time [1] , [2] . But, SCR has some drawbacks in CMOS IC applications, such as higher switching voltage (Vt1) and latchup issues [3] - [5] . Some reports had presented the solutions to overcome these issues [6] - [8] .
In this paper, the novel double-triggered SCR (DT_SCR) device is proposed and verified in a 0.25-µm salicided CMOS process. The purpose of double-triggered technique is to reduce the Vt1 and turn-on time of SCR device. The DT_SCR device is designed to be triggered on without involving junction avalanche breakdown mechanism. Therefore, the much thinner gate oxide in sub-quarter-micron CMOS processes can be effectively protected by such DT_SCR device. With a suitable ESD-detection circuit, such DT_SCR device is designed to be kept off during the normal circuit operating conditions, and to be quickly triggered on during the ESD-zapping conditions.
II. DOUBLE-TRIGGERED SCR DEVICE

A. Device Structure
The proposed double-triggered SCR (DT_SCR) device is shown in Fig. 1 . The ESD current path in the DT_SCR device is indicated by the dashed lines shown in Fig. 1 . As comparing to the traditional lateral SCR device structure [1] , extra P+ and N+ diffusions are inserted into the P-substrate and N-well of the DT_SCR device structure, respectively. The inserted P+ and N+ diffusions are connected out as the p-trigger and n-trigger nodes of the DT_SCR device. When a trigger current is applied into p-trigger node, the NPN bipolar transistor in SCR structure is active, and the collector current of NPN is generated to bias the PNP bipolar transistor. When PNP transistor is turned on, the collector current of PNP is also generated to further bias NPN transistor. The positive feedback regeneration mechanism [9] of latchup is initiated by the substrate-triggered current in SCR structure instead of avalanche breakdown mechanism, so the DT_SCR will be triggered into its latching state. When a trigger current is drawn out from the n-trigger node, the DT_SCR will be also triggered on into its latching state through the positive feedback regeneration mechanism. In this work, two trigger currents can be synchronously applied to trigger on the DT_SCR device.
B. Device Characteristics
The fully-silicided DT_SCR device in Fig. 1 has been fabricated in a 0.25-µm salicided CMOS process. The layout top view of the DT_SCR device is shown in Fig. 2 . The active area of the DT_SCR device is 20 µm×20 µm. Fig. 3(a) shows the me asured DC I-V curves of DT_SCR, which is measured with different substrate-triggered currents into the p-trigger node of DT_SCR but no N-well triggered current. The measurement setup is shown as the inset in Fig.   3 (a). The Vt1 of such DT_SCR is reduced with the increase of the substrate-triggered current.
When the triggered current at the p-trigger node is increased from 0 to 6 mA, the Vt1 of DT_SCR is reduced from ~22 to ~7 V. If the triggered current is continually increased, the Vt1 will be nearly reduced to its holding voltage. Moreover, in Fig. 3(b) , the double-triggered solution is used to further reduce the Vt1 to a relatively lower voltage level. Based on the similar measurement of Fig. 3(a) , an extra N-well current of 2 mA is drawn out from the n-trigger node of DT_SCR, and the measured I-V curves under different substrate-triggered currents into the p-trigger node are shown in Fig. 3(b) . The double-triggered measurement setup is also indicated in the inset of Fig. 3(b) . The Vt1 of DT_SCR under the substrate-triggered current of 6 mA is further reduced from ~7 to only ~2 V, when the N-well triggered current is increased from 0 to -2 mA. The negative sign on the current in this paper is used to represent the current flowing out from the node. The dependence of switching voltage of DT_SCR device on the substrate-triggered current under different N-well triggered currents is depicted in Fig. 3(c) . The Vt1 of DT_SCR device can be reduced to nearly the holding voltage (~1.5 V) more efficiently, when both the substrate-triggered and N-well triggered currents are applied to the DT_SCR device. These results have proven that the Vt1 of DT_SCR device can be significantly reduced by the proposed double-triggered technique.
The measured DC I-V curves of DT_SCR under a substrate-triggered current of 2 mA into the p-trigger node and different N-well triggered currents out from the n-trigger node are shown in Fig. 4(a) . The measurement setup is also illustrated as the inset in Fig. 4(a) . When the N-well triggered current is increased from 0 to -3 mA, the Vt1 of DT_SCR under the substrate-triggered current of 2 mA is significantly reduced from ~15 to only ~1.5 V, which is near to its holding voltage. The dependence of Vt1 of the DT_SCR on the N-well triggered current under different substrate-triggered currents is shown in Fig. 4(b) . The Vt1 of DT_SCR under the N-well triggered current of -3 mA is further reduced from ~21 to ~1.5 V, when the substrate-triggered current is increased from 0 to 2 mA. The characteristics of DT_SCR in Fig. 4 (b) are similar to that in Fig. 3(c) . In the p-type substrate, because the current gain of NPN transistor is higher than that of PNP transistor, the substrate-triggered current used to trigger the NPN transistor in the DT_SCR device seems to have more significant effect, than N-well triggered current used to trigger the PNP transistor in the DT_SCR device, to reduce Vt1 of the DT_SCR and to quickly trigger on DT_SCR [10] . The ESD protection device with lower switching voltage can be turned on more quickly to protect the internal circuits from ESD damage.
Another issue of using SCR device as the ESD protection device is the transient-induced latchup concern, when CMOS IC is operating under normal circuit operations. The total holding voltage of the ESD protection circuit with SCR devices must be designed greater than the maximum voltage level of VDD during the normal circuit operating conditions to avoid the latchup issue. This can be achieved by stacking the DT_SCR devices in the ESD protection circuits. Fig. 5 shows the dependence of the total holding voltage of stacked DT_SCR devices on the temperature under different numbers of stacked DT_SCR devices. The measurement setup to measure the I-V curves of stacked DT_SCR devices is depicted in Fig. 5(a) . The I-V curves of two (three) D T_SCR devices in stacked configuration, which is marked as 2DT_SCR (3DT_SCR), under different temperatures are measured in Fig. 5(b) (Fig. 5(c) ). The insets in 
C. Turn-on Speed
From the measured DC I-V curves of DT_SCR, it has been verified that the Vt1 of DT_SCR can be significantly reduced by the substrate and N-well triggered currents. The turn-on time of DT_SCR, which is defined as the time for DT_SCR entering into its latching state, will be verified in this section. 
III. APPLICATIONS FOR ON-CHIP ESD PROTECTION
A. ESD Protection Circuit for the Input/Output Pad
Based on above measured results, the ESD protection design for I/O pad, realized with the stacked double-triggered SCR devices, is shown in Fig. 9 . Two stacked DT_SCR devices are used to avoid the latchup issue during normal circuit operating conditions for 2.5-V circuit applications. The RC-delay circuit technique is used to distinguish the ESD-zapping conditions or the normal circuit operating conditions.
In the voltage pulses can be generated at the p-trigger and n-trigger node to successfully trigger on the stacked DT_SCR devices during ESD stress conditions. With the double-triggered technique, the required pulse width to trigger the DT_SCR into latching state can be shortened, as that shown in Fig.6 , so the RC time constant can be designed smaller to save the layout area.
Under the ND-mode ESD-zapping condition (with grounded VDD but floating VSS), the gates of Mn1 and Mn2 are initially floating with a zero voltage level, thereby the Mn1 and Mn2 will be turned on due to the negative ESD voltage on the pad. So, the Mn1 will conduct some initial ESD current into the p-trigger nodes of the two stacked DT_SCR devices between I/O pad and VDD pin. Synchronously, the Mn2 will draw some initial ESD current out from the n-trigger nodes of the stacked DT_SCR devices. Therefore, the two stacked DT_SCR devices will be triggered on, and the ESD current can be discharged from I/O pad to the grounded VDD through the stacked DT_SCR devices. Furthermore, the R2C2 time constant is also designed to avoid the gate voltages of Mn1 and Mn2 being charged up quickly through the parasitic diodes Dn_1 and Dn_2.
Under the NS-mode (PD-mode) ESD-zapping condition, the parasitic diodes Dn_1 and Dn_2 (Dp_1 and Dp_2) will be forward biased and turned on to discharge the ESD current from I/O pad to the grounded VSS (VDD). The four modes (PS, NS, PD, and ND) of ESD stresses can be clamped to a very low voltage level by the stacked DT_SCR devices or the forward-biased parasitic diodes, so the thinner gate oxide in deep sub-quarter-micron CMOS technologies can be fully protected. The diode in forward-biased condition can often sustain a much high ESD level.
The ESD level of an I/O pad is dominated by the weakest ESD current path, so the experimental measurements in the following will be focused on the PS-mode or ND-mode ESD-zapping conditions. is designed with larger channel width than that of Mp1. In Fig. 11(a) , when a 0-to-8 V voltage pulse with a rise time of 10 ns is applied to the I/O pad of Fig. 9 , the substrate-triggered and well-triggered currents can be synchronously generated by the ESD-detection circuit, which is formed by R1, C1, Mp1, and Mp2, to trigger on the stacked DT_SCR devices. In Fig. 11(b) , the substrate-triggered and well-triggered currents can be also synchronously generated by the ESD-detection circuit, which is formed by R2, C2, Mn1, and Mn2, when a 0-to-(-8) V negative voltage pulse with a fall time of 10ns is applied to the I/O pad of Fig. 9 . Because of the difference of the overdrive voltage between Mn1 and Mn2, the Mn1 in Fig. 9 is designed with larger channel width than that of Mp1. From the simulation results in Fig. 11 , the trigger currents at the p-trigger and n-trigger node can be generated almost following the voltage pulse on the I/O pad. The delay resulting from the ESD-detection circuit in Fig. 9 can be almost neglectable. The triggered currents, which are the function of resistance (R1, R2), capacitance (C1, C2), and device dimensions of PMOS devices and NMOS devices, can be fine tuned by HSPICE simulator to fit the practical applications in different CMOS processed.
HSPICE is used to verify the functions of ESD-detection circuits
B. ESD Clamp Circuit between the Power Rails
The stacked DT_SCR devices can be also applied to design the power-rail ESD clamp circuit.
The VDD-to-VSS ESD clamp circuit designed with the two stacked DT_SCR devices is realized in Fig. 12 for the circuit applications of 2.5 V. The function of the ESD-detection circuit, which is formed with resistor (R), capacitor (C), and inverters (inv_1 and inv_2), is to distinguish VDD power-on event (with a rise time of ~ms) or ESD-stress events (with a rise time of ~ns) [14] .
During normal VDD power-on transition (from low to high), the input of the inv_1 can follow up in time with the power-on VDD waveform, so the output of the inv_1 (or the input of the inv_2)
will be biased at zero. Therefore, the output of the inv_2 will be kept at VDD. The p-trigger / n-trigger nodes of stacked DT_SCR devices are biased at VSS / VDD in this situation, so the two stacked DT_SCR devices are kept off and do not interfere with the normal circuit operating functions.
When a positive ESD voltage is applied to VDD with VSS relatively grounded, the RC delay will keep the input of the inv_1 at a relatively low voltage level for a long time . Therefore, the output of the inv_1 (or the input of the inv_2) will become high, and then the output of the inv_2
will be kept at a low voltage level. Thus, the p-trigger current and n-trigger current voltage pulses can be synchronously generated to trigger on the two stacked DT_SCR devices. ESD current is discharged from VDD to VSS through the stacked DT_SCR devices. When a negative ESD voltage is applied to VDD with VSS relatively grounded, the negative ESD current can be discharged through the forward-biased P-sub (VSS)-to-N-well (which is connected to VDD) parasitic diode in the ESD protection circuit.
C. ESD Robustness
The By using the transmission line pulsing (TLP) measurement [15] , [16] , the secondary breakdown current (It2) of the DT_SCR device can be found. The It2 is another index for the HBM ESD robustness, which is indicated in this work by the sudden increase of the leakage current at the voltage bias of 2.5V. The relation between second breakdown current (It2) and HBM ESD level (V ESD ) can be approximated as:
where Ron is the dynamic turn-on resistance of the device under test. The TLP-measured I-V curves of the two stacked DT_SCR devices with or without ESD-detection circuit depicted in Fig.   12 are shown in Fig. 15 . The stacked DT_SCR devices with ESD-detection circuit can be triggered on at a lower voltage level of ~2V, however, the stacked DT_SCR devices without ESD-detection circuit can not be triggered on until a higher voltage level of ~30V. Moreover, the It2 of the stacked DT_SCR device with ESD-detection circuit can be improved, which is in accordance with the results in Fig. 13 . This has confirmed that the ESD-detection circuit proposed in this paper can indeed reduce the switching voltage of DT_SCR and enhance its ESD robustness.
D. Turn-on Verification
In order to verify the function of the ESD protection circuit in Fig. 12 , a voltage pulse with a pulse width of 400 ns and rise time of 10 ns is applied to VDD of Fig. 12 with grounded VSS. In 
IV. CONCLUSION
The novel DT_SCR device used for on-chip ESD protection circuits has been successfully 
